

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Brian G. Johnson

Group Art Unit:

Serial No.:

10/633,874

Filed:

Examiner:

August 4, 2003

For:

Lateral Phase Change Memory

Atty. Dkt. No.:

ITO.0047US (P16202)

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Applicant submits the references listed on the attached form PTO 1449 together with any required copies of such references.

This statement is being filed before the receipt of a first Office action on the merits. Please apply any charges or credits to Deposit Account 20-1504 (ITO.0047US).

Respectfully submitted,

Timothy & Trop, Reg No. 28,994

TROP, PRUNER & HU, P.C.

8554 Katy Freeway, Suite 100

Houston, Texas 77024

(713) 468-8880 [Phone]

(713) 468-8883 [Fax]

Date of Deposit: November 5, 2003

I hereby certify under 37 CFR 1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA

INFORMATION DISCLOSURE CITATION
(Use several sheets if necessary)

ATTY DOCKET NO.	SERIAL NO.			
ITO.0047US (P16202)	10/633,874			
APPLICANT(S):				
BRIAN G. JOHNSON				
FILING DATE:	GROUP ART UNIT:			
l				

@ IHAUL!	,				August 4, 2003					
			U.S. F	PATENT	DOCUMENTS					
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	SS FILING DATE		
	A.	5,166,758	11/24/1992	OVSHI	NSKY ET AL.	257	3			
	B.			 						
	C.			 						
	D.								_	
	<u> </u>		FOREIG	N PATER	T DOCUMENTS	[
		DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	TRANS YES	LATION NO	
	E.							ILU	NO	
	F.		 							
	G.									
	<u> </u>	OTHER DOCI	⊥ JMENTS (Inclu	⊥ ıdina Auti	hor, Title, Date, Perti	inent Pages. Et	C.)		<u> </u>	
	I .	Park, J.H., Ryoo, K.C, Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O. Jeong, U.I., Jeong, H.S. and Kim, Kinam, "Completely CMOS-Compatible Phase-Change Nonvolatile RAM Using NMOS Cell Transistors," presented at 2003 19th IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, California, February 26-20, 2003 Ha, Y.H., Yi, J.H., Horii, H., Park, J.H., Joo, S.H., Park, S.O., Chung, U-In and Moon, J.T., "An Edge								
		Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003								
	J.	Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Oh, J.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Chung, U.I., Jeong, H.S. and Kim, Kinam, "Full Integration and Reliability Evaluation of Phase-change RAM Based on 0.24 mm-CMOS Technologies," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003								
	K.	Horii, H., Yi, J.H., Park, J.H., Ha, Y.H., Baek, I.G., Park, S.O., Hwang, Y.N., Lee, S.H., Kim, Y.T., Lee, K.H., Chung, U-In and Moon, J.T., "A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003								
	L.	Wicker, G.C., "Phase Change Memory and Method Therefor", U.S. Patent Application Serial No. 10/318,984, filed December 13, 2002								
	М.	Wicker, G.C., "Lateral Phase Change Memory and Method Therefor", U.S. Patent Application Serial No. 10/319,204, filed December 13, 2002								
	N.			•	· · · · · · ·					
EXAMINER					DATE CONSIDERED		-			

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.